This listing of claims will replace all prior versions, and listings, of claims in the

application:

**Listing of Claims:** 

Claim 1 (currently amended). A method for transmitting data of a plurality of

data types between a digital processor and a hardware arithmetic-logic unit, the

method which comprises:

associating the hardware arithmetic-logic unit with at least one table memory,

the hardware arithmetic-logic unit obtaining data required during a computing

operation from the table memory and/or the hardware arithmetic-logic unit

storing data computed during a computing operation in the table memory; and

reading and/or writing from the digital processor to the table memory by:

preselecting a base address in the table memory dependent on a data

type of data to be transmitted;

computing a plurality of addresses according to a prescribed arithmetic

computation rule in hardware by taking the preselected base address as

a starting point resulting in a computed plurality of addresses; and

accessing the table memory with the digital processor using the computed plurality of addresses for consecutive read access operations and/or consecutive write access operations in the table memory; and

providing the arithmetic computation rule for computing the plurality of addresses in the table memory as an incrementation rule or a decrementation rule.

Claim 2 (original). The method according to claim 1, which further comprises:

storing a plurality of base addresses associated with a plurality of different data types in a base address register, the base address that was preselected being one of the plurality of base addresses; and

performing the step of preselecting the base address by using the processor to set a selection bit associated with the base address.

Claim 3 (currently amended). The method according to claim 2, which further comprises:

prescribing the plurality of base addresses unalterably in hardware, wherein the plurality of base addresses cannot be processed by the digital processor.

Claim 4 (cancelled).

Claim 5 (original). The method according to claim 1, which further comprises:

programming the base address with the digital processor.

Claim 6 (original). The method according to claim 1, which further comprises:

with the digital processor, programming at least one information item selected from a group consisting of information relating to a number of data items being written to or read from a plurality of memory subareas associated with the base address, information about a block size of data blocks, information about a

Claim 7 (currently amended). The method according to claim 1, which further comprises:

decoding rate, and information about utilized convolution polynomials.

providing a first data type of the plurality of data types as soft input values for channel decoding that are intended for a <u>Viterbi</u> decoder hardware arithmetic-logic unit; and

with the digital processor, programming how many soft input values per unit time can be stored in a memory subarea associated with the first data type. Claim 8 (currently amended). The method according to claim 1, which further

comprises:

providing a second data type as trace back values computed by a Viterbi

decoder hardware arithmetic-logic unit; and

with the digital processor, programming how many states the trace back values

need to include.

Claim 9 (original). The method according to claim 1, which further comprises:

choosing a packing mode causing a plurality of data words, output by the

processor for performing the step of accessing the table memory, to be

combined to form a memory data word for the table memory.

Claim 10 (original). The method according to claim 1, which further comprises:

choosing an unpacking mode causing a memory data word, read from the table

memory when performing the step of accessing the table memory, to be broken

down into a plurality of data words before being input into the processor.

Claim 11 (currently amended). A circuit configuration for transmitting data of a

plurality of data types between a processor and a hardware arithmetic-logic

unit, comprising:

said processor and said hardware arithmetic-logic unit;

at least one table memory associated with the hardware and arithmetic logic

unit, said table memory for providing data to the hardware and arithmetic logic

unit required for a computing operation of the hardware and arithmetic logic

unit, said table memory for storing data computed in a computing operation of

the hardware and arithmetic logic unit;

an input and/or output memory having a prescribed address used by said

processor to access said input and/or output memory for data input/output;

a base address memory device for storing, for each data type, a base address

for said table memory; and

a hardware address computation circuit for, taking the base address as a

starting point, applying an arithmetic computation rule to produce a plurality of

addresses used by the digital processor to consecutively accesses access said

table memory;

said arithmetic computation rule being an incrementation rule or a

decrementation rule.

Claim 12 (original). The circuit configuration according to claim 11, wherein:

said base address memory device is an external base address register designed such that in order to select the base address, said processor sets a selection bit associated with the base address.

Claim 13 (currently amended). The circuit configuration according to claim 11, wherein said base address memory device is a read only memory and the plurality of base addresses cannot be processed by the digital processor.

Claim 14 (original). The circuit configuration according to claim 11, wherein said base address memory device is a rewritable memory that can be programmed by the digital processor.

Claim 15 (original). The circuit configuration according to claim 11, further comprising:

a configuration memory;

said table memory including memory subareas; and

said configuration memory for storing information selected from a group consisting of information relating to a number of data items being written to or read from a plurality of said memory subareas associated with the base

address, information about a block size of data blocks, information about a

decoding rate, and information about utilized convolution polynomials.

Claim 16 (original). The circuit configuration according to claim 11, further

comprising:

a multiplexer and buffer device for assembling a plurality of data words output

by said processor to form a memory data word intended for being stored at an

address in said table memory.

Claim 17 (original). The circuit configuration according to claim 11, further

comprising:

a demultiplexer and buffer device for, before being input into said processor,

breaking down a memory data word read from said table memory into a

plurality of data words.

Claim 18 (original). The circuit configuration according to claim 11, wherein

said table memory has a prescribed memory word length.

Claim 19 (original). The circuit configuration according to claim 11, wherein:

said hardware arithmetic-logic unit is a Viterbi hardware arithmetic-logic unit.

Claim 20 (original). The circuit configuration according to claim 11, wherein:

said hardware arithmetic-logic unit includes an equalizer hardware arithmeticlogic unit and a decoder hardware arithmetic-logic unit;

said processor includes a data transmission connection to said equalizer hardware arithmetic-logic unit; and

said processor includes a data transmission connection to said decoder hardware arithmetic-logic unit.

Claim 21 (new). The circuit configuration according to claim 11, further comprising:

a hardware counter implementing said arithmetic computation rule as an incrementation rule or a decrementation rule.

Claim 22 (new). The circuit configuration according to claim 11, wherein the plurality of base addresses cannot be processed by said processor.

Claim 23 (new). The method according to claim 1, which further comprises:

Appl. No. 10/730,619 Amdt. Dated December 31, 2007 Reply to Office Action of October 10, 2007

performing the step of providing the arithmetic computation rule by providing a hardware counter that implements the incrementation rule or the decrementation rule.